

### **General Description**

The MAX4886 high-speed analog switch is ideal for HDMI/DVI switching applications, permitting 2:1 or 1:2 switching. The MAX4886 contains four differential pairs of 1:2 or 2:1 switches for RGB and clocking signals. The MAX4886 connects either one monitor to one of two digital video signals, or one HDMI/DVI source to one of two loads (sink).

The MAX4886 set of differential switches is based on an nFET architecture with internal charge pump for gate overdrive. This advanced architecture results in an extremely low capacitance and on-resistance needed for the excellent return loss requirements for digital switching. An efficient internal charge-pump design offers very low quiescent current for power-sensitive notebook designs.

The MAX4886 features  $8\Omega$  (typ) on-resistance and 2.5pF on-capacitance switches for routing RGB and CLK video signals. The MAX4886 is a high-frequency companion device to the MAX4929. These two devices combined perform the full 2:1 HDMI/DVI switching function.

The MAX4886 is available in a space-saving, 42-pin, 3.5mm x 9.0mm TQFN package and operates over the extended -40°C to +85°C temperature range.

#### **Applications**

HDTV Monitors/Receivers Video Projectors Notebook Computers Digital HDTV Switch Boxes/Tuners Multimedia Audio/Video Switchers Servers/Routers with DVI Interfaces Digital Video Recorders LVDS Switching 1000 Base-BX, Switching

Pin Configuration appears at end of data sheet.

### **Features**

- Single +3.0V to +3.6V Power Supply
- Low On-Resistance (RON): 8Ω (typ)
- Low On-Capacitance (CON): 2.5pF (typ)
- Low Skew: 20ps (typ)
- ♦ 700µA Low Supply Current
- ♦ 2.6GHz (typ) Ultra-High Bandwidth
- ♦ 0.6dB (typ) Ultra-Low Insertion Loss
- High-Frequency Companion Device to MAX4929
- Use MAX4886 and MAX4929 to Form a Complete HDMI/DVI 2:1 Switch
- 42-Pin, 3.5mm x 9.0mm, Space-Saving TQFN


## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX4886ETO+	-40°C to +85°C	42 TQFN-EP*	T42359OM-1

+Denotes a lead-free package.

\*EP = Exposed paddle.

## Eye Diagram



## 

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

V <sub>DD</sub>	0.3V to +4V
SEL (Note 1)	0.3V to (V <sub>DD</sub> + 0.3V)
COM_, NC_, NO	0.3V to (V <sub>DD</sub> + 0.3V)
Continuous Current Through Any Switch .	±120mA
Peak Current Through Any Switches	
(Pulsed at 1ms, 10% duty cycle)	±240mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
42-Pin Thin QFN-EP (derate 35.7mW/°C at	oove
+70°C)	
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signal exceeding VDD or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +3.0V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}$ . Typical values are at  $V_{DD} = +3.3V, T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	ТҮР	MAX	UNITS	
Supply Voltage Range	V <sub>DD</sub>			3.0		3.6	V	
Quiescent Supply Current	I <sub>DD</sub>	$+3V \le V_{DD} \le +3.6V$ ; SEL	= 0V or V <sub>DD</sub>		600	1100	μA	
ANALOG SWITCH								
			$T_A = +25^{\circ}C$		8	11		
On Desistence (Nate 2)	Davi	$V_{DD} = +3V, 0V \le V_{COM}$ $\le V_{DD}, I_{COM} = -40mA$	$T_A = T_{MIN}$ to $T_{MAX}$			15	0	
On-Resistance (Note 3)	R <sub>ON</sub>	$V_{DD} = +3V,$	$T_A = +25^{\circ}C$		8	11	Ω	
		$I_{COM}$ = -40mA, 0 $\leq$ V <sub>COM</sub> $\leq$ 1.5V	$T_A = T_{MIN}$ to $T_{MAX}$			15		
		V <sub>DD</sub> = +3V, 1.5V	$T_A = +25^{\circ}C$		0.28	0.40		
On-Resistance Matching		$\leq V_{COM} \leq V_{DD},$ I <sub>COM</sub> = -40mA	$T_A = T_{MIN}$ to $T_{MAX}$			0.8		
(Notes 3, 4)	$\Delta R_{ON}$		$T_A = +25^{\circ}C$		0.28	0.40	Ω	
		$V_{DD} = +3V, 0 \le V_{COM}$ $\le 1.5V, I_{COM} = -40mA$	$T_A = T_{MIN}$ to $T_{MAX}$			0.8		
		$V_{DD} = +3V,$	$T_A = +25^{\circ}C$		0.02	0.60		
On-Resistance Flatness		I <sub>COM</sub> _	$T_A = T_{MIN}$ to $T_{MAX}$			1	0	
(Note 3)	R <sub>FLAT</sub> (ON)	$V_{DD} = +3V,$	$T_A = +25^{\circ}C$		0.02	0.60	Ω	
		$I_{COM}$ = -40mA, 0 $\leq$ V <sub>COM</sub> $\leq$ 1.5V	$T_A = T_{MIN}$ to $T_{MAX}$			1		
Leakage Current	ال	$V_{DD} = +3.6V, V_{COM} = +$ $V_{NC}$ or $V_{NO} = +3.3V, 0.$		-1		+1	μA	
SWITCH DYNAMIC								
Off-Capacitance	COFF	$f = 1MHz, V_{COM} = V_{NC}$	or V <sub>NO</sub> _		1.5		pF	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +3.0V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}$ . Typical values are at  $V_{DD} = +3.3V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
On-Capacitance	CON	$f = 1MHz, V_{COM} = V_{NC} \text{ or } V_{NO}$		2.5		рF
Propagation Delay	tPD1, tPD2	$R_S = R_L = 50\Omega$ (Figure 2)		100		ps
Output Skew Between Ports	<sup>t</sup> SKEW1	Skew between any two ports, $R_S = R_L = 50\Omega$ (Figure 3)		20		ps
Skew Between Same Ports	tskew2	$R_S = R_L = 50\Omega$ , skew between any two ports (Figure 3)		20		ps
SWITCH AC PERFORMANCE						
On-Channel -3dB Bandwidth	BW	$R_S = R_L = 50\Omega$ (Figure 4)		2.6		GHz
Insertion Loss	ILOS	$R_S = R_L = 50\Omega$ , f = 50MHz (Figure 4)		0.6		dB
Off-Isolation	VISO	$R_S = R_L = 50\Omega$ , single-ended, f = 50MHz (Figure 4)		-58		dB
Crosstalk	V <sub>CT1</sub>	Crosstalk between any two switches, $R_S = R_L = 50\Omega$ , f = 50MHz (Figure 4)		-49		dB
LOGIC INPUTS (SEL)						
Input-Low Voltage	VIL	$V_{DD} = +3.0V$			0.8	V
Input-High Voltage	VIH	$V_{DD} = +3.6V$	2.0			V
Input-Voltage Hysteresis	V <sub>HYST</sub>			100		mV
Input Leakage Current	ILEAK	$V_{DD}$ = +3.6V, $V_{COM}$ or $V_{NC}$ or $V_{NO}$ = 0V	-1		+1	μΑ

Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Device is production tested at  $T_A = +25^{\circ}C$ .


Note 3: Negative current is going into COM\_ and out of NO\_ or NC\_.


Note 4: Guaranteed by design.


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 

**MAX4886** 

**Typical Operating Characteristics** 








\_\_\_\_\_

## **Pin Description**

PIN	NAME	FUNCTION
1, 4, 10, 14, 17, 19, 21, 39, 41	GND	Ground
5, 8, 13, 18, 20, 30, 40, 42	V <sub>DD</sub>	Power-Supply Voltage Input. Bypass $V_{DD}$ to GND with a 0.1µF or larger ceramic capacitor.
2	COM1+	Data Signal Inputs/Outputs
3	COM1-	Data Signal Inputs/Outputs
6	COM2+	Data Signal Inputs/Outputs
7	COM2-	Data Signal Inputs/Outputs
9	SEL	Select Input. Logic input for switch connection (see Table 1).
11	COM3+	Data Signal Inputs/Outputs
12	COM3-	Data Signal Inputs/Outputs
15	COM4+	Data Signal Inputs/Outputs
16	COM4-	Data Signal Inputs/Outputs
22	NO4-	Differential Pair. Data Signal Inputs/Outputs.
23	NO4+	Differential Pair. Data Signal Inputs/Outputs.
24	NO3-	Differential Pair. Data Signal Inputs/Outputs.
25	NO3+	Differential Pair. Data Signal Inputs/Outputs.
26	NC4-	Differential Pair. Data Signal Inputs/Outputs.
27	NC4+	Differential Pair. Data Signal Inputs/Outputs.
28	NC3-	Differential Pair. Data Signal Inputs/Outputs.
29	NC3+	Differential Pair. Data Signal Inputs/Outputs.
31	NO2-	Differential Pair. Data Signal Inputs/Outputs.
32	NO2+	Differential Pair. Data Signal Inputs/Outputs.
33	NO1-	Differential Pair. Data Signal Inputs/Outputs.
34	NO1+	Differential Pair. Data Signal Inputs/Outputs.
35	NC2-	Differential Pair. Data Signal Inputs/Outputs.
36	NC2+	Differential Pair. Data Signal Inputs/Outputs.
37	NC1-	Differential Pair. Data Signal Inputs/Outputs.
38	NC1+	Differential Pair. Data Signal Inputs/Outputs.
EP	EP	Exposed Paddle. Connect EP to GND.

**MAX4886** 



## **Detailed Description**

The MAX4886 high-speed analog switch is ideal for HDMI/DVI switching applications, permitting 2:1 or 1:2 switching. The MAX4886 contains four differential pairs for HDMI or DVI switching. The MAX4886 connects either one monitor to one of two digital video signals or one HDMI/DVI output to one of two connectors or loads.

The MAX4886 differential switches are based on an nFET architecture with an internal charge pump for gate overdrive. This advanced architecture results in an extremely low capacitance and on-resistance needed for an excellent returns loss.

The MAX4886 features an  $8\Omega$  (typ) on-resistance and 2.5pF on-capacitance switches for routing RGB and CLK video signals.

#### Table 1. Switch Truth Table

SEL	FUNCTION
0	COM_ to NC_
1	COM_ to NO_

The MAX4886 switches are identical, and any of the switches can be used to route RGB and CLK video signals.

The device will also be useful in other high-speed switching applications such as LVDS and LVPECL.

#### **Analog-Signal Levels**

Signal inputs over the full voltage range ( $\overline{OV}$  to  $V_{DD}$ ) are passed through the switch with minimal change in onresistance (see the *Typical Operating Characteristics* section). The switches are bidirectional. Therefore, COM\_, NC\_, and NO\_ can be either inputs or outputs.

#### Logic Inputs (SEL)

The MAX4886 has a logic input that controls the switch on/off function. Use SEL to switch COM\_ to NO\_ or COM\_ to NC\_. Table 1 and the *Functional Diagram* illustrate the MAX4886 Truth Table.

### **Applications Information**

#### **Power-Supply Bypassing and Sequencing**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence  $V_{DD}$  on first, followed by the switch inputs and the logic inputs. Bypass at least one  $V_{DD}$  input to ground with a 0.1µF capacitor as close to the device as possible. Use the smallest physical size possible for optimal performance.

It is also recommended to bypass more than one VDD input. A good strategy is to bypass one VDD input with a 0.1 $\mu$ F capacitor and at least a second VDD input with a 1nF to 10nF capacitor. (Use 0603 or smaller physical size ceramic capacitor).

#### **PC Board (PCB) Layout**

High-speed switches such as the MAX4886 require proper PCB layout for optimum performance. Ensure that impedance-controlled PCB traces for high-speed signals are matched in length, and as short as possible. Connect the MAX4886 exposed paddle to a solid ground plane.



## Timing Circuits/Timing Diagrams




Figure 1. Switching Time




Figure 2. Propagation Delay

**MAX4886** 




Figure 3. Skew Measurements

### Additional Applications Information

In a typical application (see Figure 5), the MAX4886 and MAX4929 are used to route the TMDS signals and low-frequency signals between two HDMI inputs.

In another application (see Figure 6), the MAX4886 is used in a notebook to route high-frequency DVI port on the computer or to the connector on the docking station. The MAX4886 routes four differential signals (RGB and CLK) either to the DVI connector or to the docking station port. The switch is inherently bilateral and may be used as a 2:1 or 1:2 mux without penalties.

### **Chip Information**

PROCESS: BiCMOS Connect exposed paddle to GND.

## \_Timing Circuits/Timing Diagrams (continued)




Figure 4. On-Loss, Off-Isolation, and Crosstalk

## **Typical Application Diagrams**




Figure 5. TV/Monitor Application



**MAX4886** 






Figure 6. Notebook Application



### **Pin Configuration**

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



## \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

		СОММО	N DIMEN	SIONS				EXPOSE	D PAD	VARIAT	IONS		
	REF.	MIN.	NDM.	MAX.	NDTE			DS			E2		
	A	0.70	0.75	0.80		PKG. CODE	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
	A1	0	-	0.05		T423590-1	1.95	2.05	2.15	7.45	7.55	7.65	
	A3	(	).20 REF			T423590M-1	1.95	2.05	2.15	7.45	7.55	7.65	
	ю	0.20	0.25	0.30									
	D	3.40	3.50	3.60									
	E	8.90	9.00	9.10									
	e		0.50 BSC										
	k	0.25	-	-									
	L	0.35	0.40	0.45	ALL PINS								
	N		42										
	ND		4										
	NE		17										
NDTES: 1. DIMEN	SIONING	& TOLE	RANCING	CONFOR	RM TO ASM	5 Y14.5M-1994.							
1. DIMEN 2. ALL 1 3. N IS 4. THE CONFI UPTIL IDENT 0.25m 0.25m RESPI 7. COPL TERM	DIMENSIO THE TOI TERMINAL ORM TO SINAL, BU IIFIER MA VSION b M AND 0. ND NE RI ECTIVEL ANARITY	INS ARE TAL NUMI _ #1 IDE JESD 95 T MUST AY BE E APPLIES .30mm FR EFER TO Y. APPLIES OPLANAR	IN MILLI BER OF NTIFIER -1 SPP-( BE LOCA ITHER A TO MET OM TERM THE NU ; TO THE ITY SHAI	IMETERS TERMINA AND TE 012, DE TED WI MOLD C ALLIZEI INAL TI INAL TI MBER DI E EXPOS LL NOT	, ANGLES LS. RMINAL NU TAILS DF THIN THE JR MARKED D TERMINAL IP. F TERMINA	ARE IN DEGREES, MBERING CONVENTIO TERMINAL #1 IDENT ZONE INDICATED. TH FEATURE, . AND IS MEASURED _S ON EACH D AND SINK SLUG AS WELL	IFIER AF HE TERMI BETWEE E SIDE	re INAL #1 IN			<u>§</u> /L		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

12

is a registered trademark of Maxim Integrated Products, Inc.